12

EUROPEAN PATENT APPLICATION


- Application number: 80103457.0
- 2 Date of filing: 20.08.80

(f) Int. CL²: **G 06 F 15/16**, G 06 F 9/38, G 06 F 15/20

9 Priority: 28.08.79 JP 79882/79

Applicant: TOKYO SHIBAURA DENKI KABUSHIKI KAISHA, 72, Norikawa-cho Salwai-ku, Kawasaki-shi Kanagawa-ken 210 (JP)

- Date of publication of application: 07.01.81
 Bulletin 81/1
- mventor: Shibayama, Shigahi, 1020 Hiyoshihon-cho Kohoku-ku, Yokohama-shi (JP) Inventor: hvata, Kazuhiga, 891-17-9-201, Kami Shirana-cho Asahi-Ku, Yokohama-shi (JP)
- Designated Contracting States: DE FR GB NL
- (7) Representative: Patentanwäite Henkel-Kern-Feiler-Hänzel, Möhistrasse 37, D-8000 München 80 (DE)
- Data processing system with a slave computer.
- in a data processing system having a slave computer connecting to a host central processing unit (31) and a host main memory (35), the slave computer includes an arithmetic logic operating means (25). The arithmetic logic operating means (25) calculates an address of the host main memory (35). A DMA interface (23) directly makes an access to the host main memory (35) to fatch operating means (25) computes the operand data under control of a microprogram control section (27) and directly loads the computed result to the host main memory (35) through the DMA interface (23).



21 365

EP 0 021 3(

- 1 -

Data processing system with a slave computer

The present invention relates to an electronic computer system and more particularly to a computer system which is the combination of an ordinary computer system and an auxiliary computer system whereby the process of which the execution by the ordinary computer is made merely at a low speed is carried out by the auxiliary computer additionally used and therefore the computer system operates at a high speed.

10 By convention, the computation as an excessive task for the host computer is frequently assigned to an additionally used computer system, or a slave processor, appropriate for the computation. Such a slave computer system is commercially available now. A typical example of such is an array processor which executes the 15 computation of array type data at high speed, such as an array processor (AP 120B) by Floating Point Systems Inc. in USA and AP 400 by Analogic Inc. in USA. The detail of the AP 400 is discussed in US Patent No. 4,135,247 20 granted to Gordon et al on January 16, 1979. Each of those systems has a high speed memory and an arithmetic logic unit. In operation, the computation data is fetched from a main memory of a host computer and the fetched data is loaded into the high speed memory and then is computed by an arithmetic logic unit. 25 computed data is loaded into the high speed memory and

water we prove

afterwards is transferred to the main memory. way, a sequence of the data processing operation is completed. This type apparatus is effective for an operation having many intermediate results of computation such as a First Fourier Transform but is improper for a relatively simple processing in which the data in the main memory is subjected to a simple computation with little production of the intermediate computation result. The reason for this is that if the high speed memory holds the intermediate computation results and the results are accessed many times, the high speed feature is effectively used; however, with respect to the processing requiring no intermediate # computation results, it operates merely as a buffer between the main memory and the arithmetic logic unita Thus, it is ineffective in utilizing the high speed feature thereof.

5

10

15

20

25

30

35

When $c_i = a_i + b_i$, i = 1, 1000 is computed by using the conventional array processor (a_i and b_i are stored in the main memory and the memory location for storing c_i is also in the main memory), the data a_i and b_i are read out from the main memory and are transferred to an internal memory. Then, the addition for obtaining c_i is performed by an internal arithmetic logic unit. The result of the addition is stored in the internal memory. After all of the results of the additions are computed, the total result is returned from the internal memory to the main memory. This operation is diagrammatically illustrated in the time scale in Fig. 1.

As a first step, the array data a_i is read out from an address, which is generally needed at the time of the set-up and given in some way, and is transferred to the memory of the slave processor. This step is performed in a section α . The necessary address computation in this case is performed by the slave processor. In the next step, the array data b_i is likewise fetched from

the main memory. This is performed in a section β . When the fetching of all of the array data a_i and b_i is completed, the slave processor reads out the array data a_i and b_i from the internal memory, adds those and loads again the result c_i into the internal memory by using the internal arithmetic logic unit. Normally, the internal memory and the arithmetic logic unit of the slave computer are higher than the host computer, and thus processing in this section is at high speed. operation is performed in a section y. When the computation (the addition in this case) of all of the array data are completed, the result of ci is transferred (loaded) from the internal memory to the main memory of the host computer. This operation is performed in a section γ. Assuming that an access time of the main memory is τ_{am} , and a processing time of the arithmetic logic unit is τ_{pr} , the total of the computation time (provided that the main memory could be accessed exclusively), is given

 $1000\,\tau_{am}+1000\,\tau_{am}+1000\,\tau_{pr}+1000\,\tau_{am}=3000\,\tau_{am}+1000\,\tau_{pr}$ Therefore, even if the arithmetic logic unit is operable at high speed $(\tau_{pr}+0)$, the arithmetic time is determined by the access time $3000\,\tau_{am}$ to the main memory. Accordingly, it is undesirable that the internal high speed memory is particularly provided in the slave computer for effecting such a processing. This is for the reason that the high speed performance little contributes to the reduction of the processing time and that the high speed internal memory is expensive.

Accordingly, an object of the present invention is to provide a computer system with a good performance cost.

Another object of the present invention is to provide a computer system with a slave computer having no internal memory.

To achieve the above objects, there is provided a

10

15

20

25

30

A STANDON TO STANDON

5

10

15

20

25

30

35

;;,

data processing system with a slave computer connecting to a host central processing unit and a host main memory characterized in that the slave computer comprising: arithmetic logic operating means of which the operation cycle is higher than the memory cycle of the host main memory, and computes the address of the host main memory; DMA interface means which is connected to the host main memory and the arithmetic logic operating means, directly makes an access to the host main memory in accordance with the address of the host main memory computed by the arithmetic logic operating means, and directly store the operation result of the arithmetic logic operating means in the host main memory; microprogram control means connected to the arithmetic logic operating means and the DMA interface means for B controlling those means; input/output interface means connected to the host central processing unit and the microprogram control means to apply command information received from the host central processing unit to the microprogram control means; and clock circuit means connected to the arithmetic logic operating means, the microprogram control means and the DMA interface means for generating system clocks to operate those means.

In the present invention, a slave computer system with no internal memory, which is expensive, used for the array data computation, is connected to a host computer. The slave computer computes the data obtained by directly making an access to the main memory of the host computer system through an interface, and loads the result of the computation to the main memory through the interface, again.

In a preferred embodiment of the present invention, the slave computer has an arithmetic logic unit with a processing speed several times the memory cycle of the main memory, which the arithmetic logic unit is controlled by a microprogram control unit. The

microprogram control unit has a number of microprogram routines corresponding to the computations. computer system drives the slave computer system to perform the computation having an extremely long time when it is made by the host CPU. Specifically, the host 5 CPU gives a microprogram routine to be executed and information to indicate where operand data is stored in the main memory as well, to the slave computer. Afterwards it gives a computation start command signal 10 to the slave computer, so that the slave computer starts the processing related. Within one memory cycle, the arithmetic logic unit executes a plurality of steps of the processing including the address computations of the data to be read from or written in the main memory, as well as the normal computation. A great amount of data in the main memory is accordingly processed in a pipeline manner. For the pipeline processing, the slave computer must be synchronized with the main memory. this end, the slave computer has an internal clock generator and means for inhibiting the oscillation of

Other objects and features of the invention will be apparent from the following description taken in connection with the accompanying drawings, in which:

the internal clock for synchronizing with the memory

cycle of the main memory.

Fig. 1 is a time scale useful in explaining the computation of the array data by the conventional technique;

Fig. 2 is a block diagram of an embodiment of an electronic computer system according to the invention;

Fig. 3 is a block diagram of a detailed DMA controller shown in Fig. 2;

Fig. 4 is a memory map of a host main memory shown in Fig. 2;

35 Figs. 5A and 5B cooperate to form a flow chart of a set-up sequence for computing the data array, which is

15

20

25

kiji Norabinda yoʻyta (3**04**0#6

useful in explaining the operation of an embodiment of the computer system according to the invention;

Fig. 6 is a memory map of the microprogram shown in Fig. 2;

Fig. 7 is a block diagram of a detailed branching condition circuit shown in Fig. 2;

5

15 .

25

30

35

Figs. 8A and 8B cooperate to form a flow chart of a computing sequence of the array data;

Fig. 9 is a format of a microinstruction used in 10 the embodiment;

Fig. 10 is a timing chart illustrating timings of the operation of the embodiment shown in Fig. 2;

Fig. 11 is a block diagram of a clock circuit shown in Fig. 2; and

Fig. 12 graphically illustrates relations of addresses and mnemonic contents.

Reference is made to Fig. 2 illustrating a construction of a slave computer comprising an I/O interface 21, a DMA interface 23, an arithmetic logic 20 section 25, a microprogram control unit 27 and a clock circuit 29. The slave computer is connected through an I/O bus 33 to a host CPU 31 and through a memory bus 37 to a host main memory 35. A host computer system used in the present embodiment is a conventional ordinary mini-computer.

The I/O interface 21 provides an interface between the slave computer and the host computer through the I/O bus 33 and gives a microinstruction (start address) to the slave computer and an interruption to the host CPU 31.

The data fed from the host CPU 31 is stored in an IDTA register 39. The I/O interface 21 has a flip-flop GO 41 and a flip-flop DR 43 for indicating a state of the I/O interface 21.

A DMA interface 23 fetches computation data from a main memory 35 or loads the result of computation by the arithmetic logic section 25 to the main memory 35, which the interface 23 has a DMA controller 47, and various registers such as MAR 49, MDR 51 and MSR 53. The MAR 49 holds an address to fetch data from the main memory 35 or an address to store data into the main memory 35. The MDR 51 holds the computation result to be stored into the main memory 35. The MSR 53 holds the computation data fetched from the main memory 35.

The DMA controller 47 is comprised of an RS 10 flip-flop 48 and a D flip-flop 50, as shown in Fig. 3. The RS flip-flop 48 holds a memory request signal for the host main memory 35. The D flip-flop 50 holds a read/write signal for the host main memory 35. flip-flop 48 is set by the memory request signal and reset by an acknowledge signal derived from the host 15 main memory 35. The D flip-flop 50 is set by the acknowledge signal. The acknowledge signal, when the memory request signal and the read/write signal are supplied to the host main memory 35, is an answer back signal outputted from the host main memory 35 to the DMA 20 controller 47. The memory request signal and the read/write signal are produced from a pipeline register 63 of a microprogram control unit 27 to be described later. The DMA controller 47 bypasses the acknowledge . 25 signal to a clock circuit 29 to be described later.

An arithmetic logic section 25 has an ALU 55 and a register file 57 which executes the computation directed by a microprogram control section 27. The embodiment uses four 4-bit slice bipolar microprocessors (Am 2901) manufactured by AMD Co., USA, an ALU of 16 bits and 16 registers.

A microprogram control section 27 comprises a microprogram sequencer 59, a microprogram memory (ROM) 61, a pipeline register 63 and a branch condition circuit 65.

A microprogram sequencer 59 such as a microprogram sequencer (Am 2910) manufactured by AMD Co., USA, has an

30

35

China Car Carlo

address register 67 therein. The microprogram memory (ROM) 61 holds an operation routine performed by the arithmetic logic section 25 and a set-up routine to be described later. By an address held by the address register 67, a specific microinstruction in a specific routine is read out from a microprogram memory (ROM) 61 and is loaded into a pipeline register 63. The arithmetic logic section 25, a DMA interface 23 and the various registers are controlled in accordance with the microinstruction. The branch condition circuit 65 provides a branch command to the microprogram sequencer 59 to branch the microprogram in accordance with various flip-flop states within the arithmetic logic section 25, and the I/O interface 21.

5

10

15

20

25

30

35

The clock circuit 29 has a function as a synchronizing circuit with respect to the memory access, as described later, as well as a function to send a clock signal CP to various sections of the slave computer.

The operation of the computer system as mentioned above will be described in detail. As mapped in Fig. 4, the main memory 35 stores 1000 data a_i (i = 1, 1000) in addresses 1000 to 1999, 1000 data b_i (i = 1, 1000) in addresses 2000 to 2999, and the addition result c_i (i = 1, 1000) of those corresponding data in addresses 3000 to 3999.

Firstly, the host CPU 31 provides a set-up operation. In Figs. 5A and 5B, a flow chart of a set-up sequence is illustrated.

The set-up sequence starts in response to an initialize command delivered through the I/O interface 21 from the host CPU 31. The initialize command initializes the various flip-flops (including those not shown) within the slave computer and the microprograms as well. In the ROM 61, the set-up routine and various arithmetic routines are stored as shown in Fig. 6. In response to the initialize command, the set-up routine

starts. Then, the host CPU 31 transfers a code representing $c_i = a_i + b_i$ to the IDTA register 39. Since the IDTA register 39 has a 16-bit width, the code is transferred two times and is set in the registers IDTAU 39₁ and IDTAL 39₂ having each an 8-bit width.

'In a block 81, the I/O interface 21 checks if the data (8-bit data of 16 bits) delivered from the host CPU 31 is present or not and, if not present, holds the wait loop till the data appears. If the data is present, the I/O interface 21 loads the data into the IDTAU register 39_1 (block 83). Then, in a block 85, the I/O interface 21 checks if the next data (the remaining 8-bit data of the 16 bits) is present or not. absent, the interface 21 holds a wait loop till the data appears. If the data is present, the interface 21 loads the data into the IDTAL register 392 (block 87). code of the IDTA register 39 thus obtained is a start address of the arithmetic routine denoted as #2 for computing $c_i = a_i + b_i$. When data is set in the IDTA register 39, the DR flip-flop 43 is set and the set-up routine loads the contents of the IDTA register 39 into the address register AR 67, when the DR flip-flop 43 detects the set (block 89).

Then, the I/O interface 21 checks if the host 25 CPU 31 has transferred the table address (8 bits of the 16 bits) or not. If the address is transferred from the host CPU 31, the I/O interface 21 receives and loads it into the IDTAU register 391 (block 93). interface 21 receives the table address of the remaining 30 8 bits from the host CPU 31 and loads it into the IDTAL register 392 (blocks 95 and 99). The table address indicates location in which a table representing the first addresses of the data a_i , b_i and c_i (addresses 1000, 2000 and 3000) and the number (1000) of the data, is stored in the main memory 35. 35 As shown in Fig. 4, if the table is stored in the

5

10

15

addresses 500 to 503, the data "500" is loaded as a table address into the IDTA register 39. The data in the IDTA register 39 is defined by the table handled in the microprogram, so that the contents of the table changes as the kind of the operation to be executed changes.

5

٠.:

4

. 10

15

20

4)

. . .

25

30

35

. .

Through the above-mentioned operation, the data necessary to start the operation are set up and therefore the host CPU 31 sends a GO command to the I/O interface 21. The GO flip-flop 41 is set by the GO command. A state of the GO flip-flop 41 has been supplied to the branch condition circuit 65. As shown in a block 99, when the set-up routine detects this, the microprogram is branched to an address held in the address register 67 and the execution of the arithmetic routine #2 starts (block 101).

The branching condition circuit 65 will briefly be described referring to Fig. 7. In the figure, the branch condition circuit 65 is comprised of a condition code selector 69 and an polarity control exclusive The selector 69, which has been supplied with OR 71. the information of the flip-flops, selects the contents of any of the flip-flops. Upon the selected information, the exclusive OR 71 supplies a signal to direct the branch to the microprogram sequencer 59. this case, if the arithmetic routine #2 is allocated in the address 100 of the ROM 61, "100" set in the pipeline register 63 is supplied to the ROM 61 through a selector (not shown) and a branch to the address 100 takes place. Of course, the address 100 is related to the microprogram and not to the main memory. The arithmetic routine #2 starting at the address 100 is performed as shown in Fig. 8, for example. The central portion of such a program, or an addition loop, is of the usual In a block 103, the contents of the IDTA register 39 is loaded into the arithmetic logic section 25. first address of a table necessary for starting the

operation as previously stated has been prestored in the IDTA register 39. In this example, an address "500" is loaded into the arithmetic logic section 25. arithmetic logic section 25 transfers the address "500" to the MAR 49 to give a Read command to the main memory 5 35 through the DMA interface 23. Here, "Read" indicates a direction for the slave computer to read (data flows main memory to slave processor). In response to the read command, the DMA interface 23 reads the contents of 10 the address 500 of the main memory 35 (1000 of the start address of the array ai, in this example,) and sets the read one into the MSR 53 (block 105). The arithmetic logic section 25 loads the first address of the array ai, or the contents of the MSR 53, into the internal 15 register. Similarly, while incrementing the address, the first address of the bi array, the first address of the ci array, and the number of the operations are sequentially loaded into the register of the arithmetic logic section 25 (blocks 107, 109 and 111). 20 blocks 115 and 117, a_k data (k = 1, 1000) and b_k data (k = 1, 1000) are fetched and, in a block 119, a_k data and $\mathbf{b_k}$ data are added and the result of the addition c_k is stored into c_k . Then, in a block 121 the c_k is stored into the memory.

Then, in a block 123 a pointer K is incremented by one. In a block 125 the pointer K is compared with the number of data N. In the comparison, when the value of the pointer K fails to reach the N, the control is returned to the block 115 where similar process and computation are performed. The operation loop of the blocks 115 to 125 performs an ordinary operation in the flow chart shown in Fig. 8. In the slave computer, however, the fetch and the addition of the data are overlapped in a pipeline manner and all of the operations are completed within the access time of the main memory 35.

An example of the addition program is illustrated in TABLE 1. The operation of the arithmetic logic section 25 and the memory request are described in the microprogram of the ROM 61. The basic cycle of the slave computer is 200 ns, for example, and the cycle time of the main memory is 800 ns, for example. Therefore, the slave computer can perform one step of the program for one memory cycle.

5

· 大学,这一个人,不是一个

TABLE 1

AA+MAR AA incr a+2 a+3 nop a+4 a+5 BA+MAR AAF AAF AAF AAF AAF AAF AAF AAF AAF A	:			
AA+MAR AA+MAR AA incr a+2 a+3 nop a+4 a+5 BA+MAR AA+R AA incr a+6 AA-MAR ABA ABA ABA ABA ABA ABA ABA ABA ABA A	ADDRES	ARITHMETIC SECTION	REQUEST/	REMARKS
a+18 a+19 cA incr a+20 a+21 a+21 a+22 a+23 a+24 AA incr b _i +a _i +R ₂ (c _i) UPDATE c ARRAY ADDRESS COUNT UP SEND a _{i+1} ADDRESS UPDATE a ARRAY ADDRESS UPDATE a ARRAY ADDRESS CHECK THE NUMBER	a+1 a+2 a+3 a+4 a+5 a+6 a+7 a+8 a+9 a+10 a+11 a+12 a+13 a+14 a+15 a+16 a+17 a+18 a+19 a+20 a+21 a+22 a+23	k+0 AA+MAR AA incr nop BA+MAR MAR+R1 BA incr nop AA+MAR MSR+R1+R2 AA incr nop LOOP BA+MAR MSR+R1 BA incr R2+MDR CA+MAR MSR+R1+R2 CA incr k incr AA+MAR AA incr k-N	REQ(R) MSYN REQ(R) MSYN REQ(R) MSYN REQ(R) MSYN REQ(W) MSYN REQ(W) MSYN	COUNT CLEAR, READ REQUEST SEND a ₁ ADDRESS UPDATE a ARRAY ADDRESS READ REQUEST SEND b ₁ ADDRESS TRANSFER a ₁ DATA TO R ₁ UPDATE b ARRAY ADDRESS READ REQUEST SEND a ₁ ADDRESS b ₁ +a ₁ +R ₂ (c ₁) UPDATE a ARRAY ADDRESS READ REQUEST SEND b ₁ ADDRESS TRANSFER a ₁ DATA TO R ₁ UPDATE b ARRAY ADDRESS TRANSFER a ₁ DATA TO R ₁ UPDATE b ARRAY ADDRESS SEND c ₁ -1 TO MDR SEND c ₁ -1 TO MDR SEND c ₁ -1 ADDRESS b ₁ +a ₁ +R ₂ (c ₁) UPDATE c ARRAY ADDRESS COUNT UP SEND a ₁ +1 ADDRESS UPDATE a ARRAY ADDRESS
a+25 STOP END	a+25	1.	E	

en i de leve i especialistic

Each microinstruction of the arithmetic routine has a memory control section and an arithmetic control section, as shown in Fig. 9. In TABLE 1, the arithmetic section indicates the operations described in the arithmetic control section and the memory **5** · request/synchronize indicates the operations described in the table. The arithmetic control section has an OP code, a source address, and a destination address, which The description of those will be are usually used. The memory control section has three omitted, however. 10 bits REQ, R/W and MSYN, as illustrated enlarged in The REQ bit is a bit to direct the request to the main memory 35, the R/W bit is a bit to direct if the request is the read or the write for the main memory 35, and the MSYN bit indicates the synchronization with 15 the memory cycle. Of those bits, the contents of the REQ bit and R/W bit are supplied to the DMA controller 47 and the contents of the MSYN bit is supplied to the The DMA controller 47 produces a clock circuit 29. request signal and an R/W signal to the main memory 35 20 in accordance with the contents of the REQ bit and the R/W bit.

In TABLE 1, REQ(R) indicates that the REQ bit and the R/W bit are set (to Read). Similarly, REQ(W) indicates that REQ bit and R/W bit are set (to Write).

25

30

35

.

Upon the memory request, the memory cycle of the main memory 35 starts. In this example, when the memory request with higher priority is received, the memory cycle is so programmed as to start delayed by two steps from the step which issued the memory request. In other words, after approximately 400 ns since the memory request is issued, an actual memory cycle starts corresponding to the memory request.

In TABLE 1, symbols k, AA, BA, N, R_1 , R_2 and CA are names assigned to specific registers in the register file 57. In those names, k designates counters

corresponding to the number of operations; AA an address of the array data a; BA an address of the array data b; CA an address of the array data c; N the number of operations (the number of data) previously given by the table; R₁ and R₂ working registers. As the present embodiment uses the Am 2901 for the arithmetic section 25, the MAR 49 and MDR 51 are connected to the Y output port of the AM 2901, and the MSR 53 is connected to the D input port. Accordingly, the loading and the fetching operations of the contents of these registers are possible by the microprogram.

In the microprogram in TABLE 1, the addresses from a to a+12 indicate an initializing step since it is impossible to process those addresses from the first data in the pipeline manner. The steps from the address (a+13) to the address (a+24) indicates a loop in a normal state.

In the cycle of the main memory 35, ai and bi

(a and b represent "Read") are read such as (ai, bi),

(a2, b2, c1), (a3, b3, c2), (a4, b4, c3) ... and

ci-1 obtained in the previous cycle is written. The

process of four internal cycles is possible within one

memory cycle. Accordingly, the address control of DMA

and the count of the loop, and the like are overlapped

with the memory cycle, as shown in the program, so that

the computation is pipelined and all of the computations

are completed within the access time to the memory.

with relation to the operation of the host main memory

30 35. One memory cycle of the host main memory 35
corresponds to four steps of the microprogram.
Accordingly, with MSYN of the address (a+1), the step of
the address (a+2) is synchronized with the memory cycle.
Thus, the memory cycle starts after two steps since the
memory request is issued. Therefore, the time taken
from the address (a+2) to the address (a+5) correspond

5

10

and the first of the company

to one memory cycle and here the array data a_1 is Read. Likewise, the addresses (a+b) to (a+9) correspond to one memory cycle and here the array data b_1 is Read. Similarly, the addresses (a+10) to (a+13) are for Read of a_2 ; the addresses (a+14) to (a+17) for Read of b_1 ; the addresses (a+18) to (a+21) for Write of c_{i-1} ; the addresses (a+22) to (a+24) for Read of a_{i+1} .

5

10

15

20

25

30

35

In the program, when the access request to the host main memory 35 is issued, the memory cycle starts immediately (after approximately 400 ns). The actual host main memory 35, however, is commonly used by the CPU 31, the slave computer and DMA devices such as a magnetic disc and a magnetic tape. The devices individually request services for the host main memory 35 and exclusively use the memory cycle only when the request is accepted. Also during a period that the program shown in this example runs, it is impossible for the slave computer to continuously use the memory cycle. In this case, it must operate using the memory with any other device. To this end, the synchronizing circuit is provided in the slave computer so that from an instant that the access request to the host main memory 35 is issued till an acknowledge signal representing the request is accepted is received, the internal clock is stopped and the slave computer is operated always to synchronize with the memory cycle of the main memory assigned thereto. The operation timing diagram for taking such a synchronization is illustrated in Figs. 10A to 10J. An example of the circuit construction of the clock circuit 29 which also serves: as a synchronizing circuit is shown in Fig. 11. MCLK in Fig. 10B designates a clock signal generated by the oscillating circuit 81. The clock signal is frequency-divided by the flip-flops 83 and 85 thereby to form clock signals SCLK1 and SCLK2. These signals SCLK1, SCLK2 are supplied to a disable flip-flop 87

through a logic multiplying circuit 88. The machine cycle is determined by the clock signal SCLK1.

The memory synchronizing operation is performed by the microprogram as shown in Fig. 12, for example. is at address b, an access request to the memory is issued and the machine cycle at the address b+l should be elongated till the memory cycle is assigned to synchronize therewith. Accordingly, the memory synchronizing operation is specified (M, SYNC command). The execution of the program will be described using the timing chart. When the program in the address b+l is executed after the program in the address b is executed, the M and SYNC commands cause the MSYN signal to synchronize with the SCLK1 thereby to be active. The DISA flip-flop 87 is set by the timing pulse TP formed by the SCLK1 and SCLK2, so that the output $\overline{\mathbb{Q}}$ of the DISA flip-flop 54 resets the flip-flops 83 and 85. Under this condition, the clock signals SCLK1 and SCLK2 are halted. Then, the main memory returns a signal ACT to accept the access to the memory, to the circuit. the leading edge of the ACT signal, the ACT latch 89 is Since the ACT signal is of asynchronous, the ACT latch 89 is made to be synchronized with the MCLK and the DISA flip-flop 87 is reset by the output $\overline{\mathbb{Q}}$ of the SYNC flip-flop 91. Upon the reset, the output \overline{Q} of the DISA flip-flop 87, which have reset the flip-flops 83 and 85 becomes inactive, the SCLK1 and SCLK2 become active again. At this time point, the execution of the program starts to progress and the execution of the program in the address b+2 is started. By performing such synchronizing operation, the internal operation may be performed with respect to the common use of the

According to the invention, the slave computer has no internal memory to hold a large amount of data.

Accordingly, a large amount of data may be processed at

memory, correctly and smoothly.

5

10

15

20

25

30

a high speed by using an inexpensive slave computer, so that the computer system of the invention has a high In the above-mentioned performance/cost ratio. embodiment, a space to occupy the slave computer on a single print substrate of 12 × 12 inches is almost same compared with the conventional one. The additional use of the slave computer never interfere the host computer system but takes charge of processing the picture data, and the array data, which are not well processed by the host computer thereby to improve the data processing The operation for the host speed of the whole system. computer to start the slave computer is simplified and this indicates that the computer system is easy to use from the host computer side.

5

10

15

20

25

A preferable application of the invention is a computed tomography (CT) which irradiates the X ray beam onto the exterior of a patient to collect the data transmitted therethrough and to obtain a tomogram of the diseased part of the patient by processing the To obtain the transmitted data by means of a computer. tomogram, a calculation called a back projection is performed. The amount of the data used in the back projection ranges from several tens thousand to several hundreds thousand. Such an enormous amount of data may be processed for a short time by the computer system of The CT apparatus includes a the present invention. computer system generally and has an extremely expensive. The use of the computer system of the invention reduces the cost of the CT apparatus.

Claims:

5

20

30

1. In a data processing system with a slave computer connecting to a host central processing unit and a host main memory, the improvement wherein said slave computer comprising:

arithmetic logic operating means of which the operation cycle time is shorter than the memory cycle time of said host main memory, and computes the address of the host main memory;

DMA interface means which is connected to said host main memory and said arithmetic logic operating means, directly makes an access to said host main memory by the address computed by said arithmetic logic operating means, and directly loads the result of said arithmetic logic operating means to said host main memory;

microprogram control means connected to said arithmetic logic operating means and said DMA interface means for controlling those means;

input/output interface means connected to said host central processing unit and said microprogram control means to apply command information received from said host central processing unit to said microprogram control means; and

clock circuit means connected to said arithmetic logic operating means, said microprogram control means and said DMA interface means for generating system clocks to operate those means.

- 2. A data processing system according to claim 1, wherein the address computation for the host main memory and the computation of operand data taken out from said host main memory are performed together in said arithmetic logic operating means.
- A data processing system according to claim 1, wherein said clock circuit means includes means for inhibiting the generation of system clocks in order to

Leave the same

produce the system clock in synchronism with the memory clock cycle of said host main memory.

- 4. A data processing system according to claim 1, wherein said microprogram control means includes a set-up routine and a microprogram memory for storing the arithmetic logic routine, whereby executing the set-up routine, a command information supplied from said host central processing unit is fetched to branch the program to an operation routine designated.
- 5. A data processing system according to claim 1, wherein said DMA interface means comprises:

10

15

20

25

- a memory address register for holding an address to fetch the data from said host main memory or an address to store data into said host main memory;
- a memory data register for holding the result of computation into said host main memory;
- a memory storage register for holding the data fetched from said host main memory; and
- a DMA controller for holding a memory request signal and a read/write signal for said host main memory, and for receiving an acknowledge signal from said host main memory.
- 6. A data processing system according to claim 1, wherein said microprogram control means comprises:
 - a read only memory for storing a microprogram;
- a microprogram sequencer for supplying an address in which the microprogram is stored to said read only memory;
- a pipeline register for holding each instruction of the microprogram read out from said read only memory;
- a branch condition circuit for supplying control signals to said microprogram sequencer on the basis of the conditions produced from said arithmetic control means.
- 7. A data processing system according to claim 6, wherein said branch condition circuit comprises:

a condition code selector which receives condition signals outputted from said input/output interface means and flag signals outputted from said arithmetic logic operating means, and selectively outputs those on the basis of control signals supplied from said microprogram control means; and

a logic circuit connecting to the output of said condition code selector which receives a condition signal or a flag signal outputted from said condition code selector and control signal from said microprogram control means thereby to supply a branch specifying signal to said microprogram control means.

8. A data processing system according to claim 1, wherein said clock circuit means comprises:

an oscillator for oscillating basic clock signals; first and second frequency-dividing flip-flop circuits which receive the basic clock signals from said oscillator and produce first and second frequency-divided clock signals;

a logic multiplying circuit for receiving frequency-divided clock signals from said first and second flip-flops to produce a given timing pulse signal;

a disable flip-flop which receives an output signal from said logic multiplying circuit to reset said first and second frequency-divided flip-flops thereby to halt said frequency divided clock signals;

a latch circuit which receives a memory access acknowledge signal from said host main memory to produce a logical high level signal; and

a synchronous flip-flop circuit which receives an output signal from said latch circuit to supply a synchronous signal to said disable flip-flop and to reset said disable flip-flop thereby to make active said first and second frequency-divided flip-flops.

5

10

15

20

25

30

FIG. 1







FIG 4






Spinistry, South


FIG 2



ALL DOMESTIC CONTROL OF SHIPE

FIG. 5A





was a way or his wife

FIG. 84







FIG. 8B



F I G. 9








— Э —

. N. V. ASS



F I G. 12

ADDRESS MINEMONIC

b M. REQ

b + 1 M. SYNC

b + 2 NOP

b + 3 NOP

b + 4 NOP

b + 5 NOP

(1) Publication number:

0 021 365

A3

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 80103457.0

(6) Int. Cl.³: **G** 06 F 15/16 G 06 F 9/38, G 06 F 15/20

(22) Date of filing: 20.06.80

(30) Priority: 26.06.79 JP 79662/79


(4) Date of publication of application: 07.01.81 Bulletin 81/1

- (89) Date of deferred publication of search report: 05.68.81
- (84) Designated Contracting States: DE FR GB NL

71) Applicant: TOKYO SHIBAURA DENKI KABUSHIKI KAISHA 72, Horikawa-cho Salwai-ku Kewasaki-shi Kanagawa-ken 216(JP)

- (72) Inventor: Shibayama, Shigaki 1929 Hlypshilhon-cho Kohoku-ku Yokohama-shilJP)
- (72) Inventor: Awata, Kazuhida 891-17-9-201, Kami Shirane-cho Asahi-Ku Yokohama-shi(JP)
- (74) Representative: Patentanwälte Henkel-Kern-Feiler-Hänzel Möhlstrasse 37 D-8999 München 80(DE)
- (H) Data processing system with a slave computer.
- (S) In a data processing system having a slave computer connecting to a host central processing unit (81) and a host main memory (35), the slave computer includes an arithmetic logic operating means (25). The arithmetic logic operating means (25) calculates an address of the host main memory (35). A DMA interface (23) directly makes an access to the host main memory (35) to fetch operand data into the slave computer. The arithmetic logic operating means (25) computes the operand data under control of a microprogram control section (27) and directly loads the computed result to the host main memory (35) through the DMA interface (23).

FIG 2





EUROPEAN SEARCH REPORT

Application number EP 80 10 3457

	DOCUMENTS CONSIDE	CLASSIFICATION OF THE APPLICATION (Int. CL.)					
Category	Citation of document with indicating	Relevant to claim					
	COMPUTER DESIGN, May 1972 CONCORD (US) TEICHER: "Implement	g Point Processor"	1,2,5	G 06 F 15/16 9/38 15/20			
	line 1 and page	41 to page 126, e 128, left-hand 1 to right-hand 4 *	·				
	US - A - 4 128 8	76 (IBM)	1,4,6,				
	* Column 2, line	41 to column 3,	7	TECHNICAL FIELDS SEARCHED (Int. CL7)			
	line 14 and co to column 12,	olumn 9, line 53		G 06 F 9/38 15/16			
	US - A - 3 956 7	38 (HONEYWELL)	3,6,8	•			
	* Column 3, line line 38 and co to column 13,	27 to column 4, lumn 8, line 28 line 50 *					
E/P	FR - A - 2 422 2 * Page 1, line 3 17 and page 3, 4, line 29 *	05 (RENAULT) 9 to page 2, line line 10 to page	1,2,4, 6,7				
	•==		CATEGORY OF CITED DOCUMENTS X: particularly relevant				
·			A: technological background O: non-written disclosure P: intermediate document				
			T: theory or principle underlying the invention E: conflicting application D: document cited in the				
				application L: citation for other reasons			
团	The present search report	member of the same patent family, corresponding document					
Place of	The Hague	ate of completion of the search 22.04.1981	Exammer	EPEE			
EPO Form 1503.1 06.78							

THIS PAGE BLANK (USPTO)